


Nov 30, 1995 13:34 | DAVID Y. ENG Chg\_Scr Interrupt Hold/Res Clr\_Out Ing Rem Cont\_Prt Add\_Blk Prt\_Blk Move Text Search Close related questions. >>>>>> NEW SUNDAY HOURS !!! <<<<<<< The APS is available: 6:30am - 9:00pm Monday through Friday 7:30am - 5:00pm Saturday, Sunday, Holidays APS is unavailable Thanksgiving Day, Christmas Day, and New Year's Day. FILE 'USPAT' ENTERED AT 13:29:43 ON 30 NOV 95 T O WELCOME THE TEXT FILE PATENT => s 395/?/ccls 26679 395/?/CCLS => s l1 and (fetch? (5a) multiple (5a) instructions (5a) cycle) 12497 FETCH? 280825 MULTIPLE 49183 INSTRUCTIONS 277840 CYCLE 5 FETCH? (5A) MULTIPLE (5A) INSTRUCTIONS (5A) CYCLE 5 L1 AND (FETCH? (5A) MULTIPLE (5A) INSTRUCTIONS (5A) CYCLE) L2 => s l1 and (fetch? (5a) plurality (5a) instructions (5a) cycle) 12497 FETCH? 856934 PLURALITY 49183 INSTRUCTIONS 277840 CYCLE 4 FETCH? (5A) PLURALITY (5A) INSTRUCTIONS (5A) CYCLE L3 4 L1 AND (FETCH? (5A) PLURALITY (5A) INSTRUCTIONS (5A) CYCLE) => s 13 or 12 9 L3 OR L2 => s 14 and branch/ab 5235 BRANCH/AB 3 L4 AND BRANCH/AB L5 => s 15 and loop?/ab 31784 LOOP?/AB L6 0 L5 AND LOOP?/AB => s 15 and loop? 203802 LOOP? 13:34:28 COPY AND CLEAR PAGE, PLEASE INPUT:


INPUT:


Move	lent	Search		Close
				•
US PAT NO: 5,127	7,091 [IMAGE AVAILA	BLEJ	L4: 9 of 9	
CLMS (27)				
means, connected to said fetched instr execution and for	ne in said storing	means; ans, for dispatch to a first productions in said s	-	
CLAIMS:		,		
CLMS (32)				
32		•		
dispatching a plure first processor for	ing a sequence of h	oranch target ins ned instructions ispatching instru	structions; in a cycle t uctions in sa	•
=>				
	•			
			•	•
	,			•
				•
		•	•	
			·	
			·	
INPUT:				











# Keeley et al. ..... 395/425 4,464,717 8/1984 ..... 364/200 Akagi et al. .....

4,467,414 8/1984 4.823.259 4/1989 Aichelmann, Jr. et al. ...... 395/425 4,847,753 7/1989 Matsuo et al. . ..... 364/200 4,897,783 1/1990 Nay ....... 4,926,323 5/1990 Baror et al. . /395/425 4,942,520 7/1990 Langendorf 395/425 4,974,156 11/1990 Harding et al. .... ... 395/425 5.023.776 6/1991 Gregor ... 395/375 5,101,341 3/1992 Circello et al. .... 5.136.697 8/1992 Johnson ..... ..... 395/375 5,148,536 9/1992 Witek et al. ..... . 395/425 5,163,140 11/1992 Stiles et al. ...... 395/425


FOREIGN PATENT DOCUMENTS

2193356 2/1988 United Kingdom .

5,214,765 5/1993 Jensen ....

## OTHER PUBLICATIONS

Liu, L., "Increasing Hit Ratios in Second Level Caches



.. 395/425

and Reducing the Size of Second Level Storage" IBM Technical Disclosure Bulletin: vol. 27, No. 1A, Jun.


Chg\_Scr

4 of

General-Purpose Microprocessor"; Computer, vol. 22,

Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers", Computer Architec-

A memory system (10) utilizes miss caching by incorporating a small fully-associative miss cache (42) between a cache (18 or 20) and second-level cache (26). Misses in the cache (18 or 20) that hit in the miss cache have only a one cycle miss penalty, as opposed to a many cycle miss penalty without the miss cache (42). Victim caching is an improvement to miss caching that loads a small, fully associative cache (52) with the victim of a miss and not the requested line. Small victim caches (52) of 1 to 4 entries are even more effective at removing conflict misses than miss caching. Stream buffers (62) prefetch cache lines starting at a cache miss address. The prefetched data is placed in the buffer (62) and not in the cache (18 or 20). Stream buffers (62) are useful in removing capacity and compulsory cache misses, as well as some instruction cache misses. Stream buffers (62) are more effective than previously investigated prefetch techniques when the next slower level in the memory hierarchy is pipelined. An extension to the basic stream buffer, called multi-way stream buffers (62), is useful for prefetching along multiple intertwined data reference streams.



Address

Data in


8ND-LEVEL CACHE (MIXED) 612 KB -16 MB, 128 - 256 B LINES 8-12 NS LATCH TO LATCH

MAIN MEMORY 16-WAY INTERLEAVED 512 MB - 4 GB L2 cache access: 16 - 30 ns

Main memory access: 160 - 320 ns

Data Out

ratio of approx 70-160X



## **U.S. PATENT DOCUMENTS**

4,179,731	12/1979	Yamazaki	364/200
4,200,927	4/1980	Hughes	
4,370,711	1/1983	Smith	
4,399,507	8/1983	Cosgrove	-
4,454,580	6/1984	Page	
4,477,872	10/1984	Losq	
4,494,187	1/1985	Simpson	
4,494,188	1/1985	Nakane	
4,498,136	2/1985	Sproul, III	
4,583,162	4/1986	Prill	
4,679,141	7/1987	Pomerene	364/200
4,750,112	6/1988	Jones	364/200
4,760,519	7/1988	Papworth	364/200
4,764.861	8/1988	Shibuya	
4,777,587	10/1988	Case	364/200
4,819,234	4/1989	Huber	364/200
4,847,753	7/1989	Matsuo	364/200
4,853,840	8/198 <del>9</del>	Shibuya	364/200
4,860,197	8/1989	Langendorf	364/200
4,860,199	8/1989	Langendorf	364/200
4,872,109	10/1989	Horst	364/200
4,942,520	7/1990	Langendorf	364/200

### **OTHER PUBLICATIONS**


A. Bandyopadhyay, "Combining both Micro-code &

cache memory that are commonly addressed by a program counter register. The instruction cache memory stores instructions of a program being executed and microinstructions of a multicycle instruction interpreter. The prediction cache memory stores interpreter call predictions and interpreter entry addresses at the addresses of the multicycle intructions. When a call prediction occurs, the entry address of the instruction interpreter is loaded into the program counter register on the processing cycle immediately following the call prediction, and a return address is pushed onto a stack. The microinstructions of the interpreter are fetched sequentially from the instruction cache memory. When the interpreter is completed, the prediction cache memory makes a return prediction. The return address is transferred from the stack to the program counter register on the processing cycle immediately following the return prediction, and normal program flow is resumed. The prediction cache memory also stores branch in-

includes an instruction cache memory and a prediction.

29 Claims, 8 Drawing Sheets

struction predictions and branch target addresses.







Fig.1



371/19

[75] Inventors: David C. Mueller; Steven R. Williams; Nabil M. Abu-Jbara, all of

Colorado Springs, Colo.

Hewlett-Packard Co., Palo Alto, [73] Assignee:

Calif.

[21] Appl. No.: 310,153

[22] Filed: Feb. 10, 1989

..... G06F 11/30 [51] Int. CL<sup>5</sup> ..... U.S. Cl. ..... 395/500; 364/264; [52] 364/264.4; 364/267.2; 364/267; 364/DIG. 2;

[58] Field of Search ... 364/200 MS File, 900 MS File, 364/DIG. 2; 371/19; 395/500, 775, 725, 375

#### References Cited [56]


#### U.S. PATENT DOCUMENTS

3,509,541	4/1970	Gordon 364/200
3,904,860	9/1975	Huber 364/200
4,080,650	3/1978	Beckett 364/200
4,126,893	11/1978	Cronshaw .
4,176,394	11/1979	Kaminski 364/200
4,241,416	12/1980	Tarcty-Hornoch 364/900
4,429,368	1/1984	Kurii 364/200
4,495,563	1/1985	McDonough 364/200
4,511,960	4/1985	Boudreau 364/200
4,511,961	4/1985	Penton 364/200
4,571,677	2/1986	Hirayama 364/200
4,635,193	1/1987	Mayer 364/200
4,740,895	4/1988	Sargent 364/200
4,782,461	11/1988	Mick 364/900
4,811,345	3/1989	Johnson 364/200
4,819,234	4/1989	Huber 364/200
4,910,663	3/1990	Bailey 364/200

[57]

The test apparatus for monitoring the operation of a processor that has multiple instruction fetch capability monitors the instruction memory to record the sequence of program instructions that are retrieved by the processor from program memory. The test apparatus determines when a jump operation is executed and determines the target of the jump oepration by inserting a break point instruction in place of one of the two program instructions that is retrieved by the processor from program memory. This instruction substitution is accomplished by an instruction jamming circuit that forces the break point instruction onto the processor data bus as part of the program instruction fetch cycle in lieu of one of the instruction retrieved as part of the execution of the jump instruction. If the break point operation is executed, then the target address of the jump operation is the address location that contains the break point instruction that was substituted for one of the program instructions retrieved from the instruction memory. In this case, the test apparatus responds to the execution of the break point instruction by replacing the program instruction originally retrieved from program memory and substituted for by the break point instruction. Thus, the break point instruction acts as a flag to indicate that this address is the target address of the jump instruction. If the break point instruction is not executed by the processor, it is because the jump instruction target address is the location that contains the other retrieved program instruction.

## 33 Claims, 2 Drawing Sheets






FIG. 3.






FIG. 3.








FIG. 1